A Current-Mode Folding/Interpolating CMOS Analog to Quaternary Converter Using Binary to Quaternary Encoding Block

Title
A Current-Mode Folding/Interpolating CMOS Analog to Quaternary Converter Using Binary to Quaternary Encoding Block
Authors
김흥수
Keywords
Current-Mode Folding/Interpolating, CMOS Analog, Quaternary Converter, Quaternary Encoding Block
Issue Date
2002
Publisher
IEEE
Series/Report no.
Proceedings of The International Symposium on Multiple-Valued Logic ;
Abstract
A current-mode folding and interpolating analog to quaternary digital converter (AQC) with binary to quaternary encoder has been proposed in this paper. A current-mode three-level folding amplifier has been employed to reduce the number of reference current sources and a low impedance current-mode approach is adopted. A voltage level converter circuit has been proposed not only to encode the binary output signal to the quaternary output signal, but also to enable the proposed AQC to be applied as a starting point device of the quaternary logic. Fast settling time and low power consumption of the AQC are achieved by utilizing the proposed architecture. The simulation results of the designed 4 digit AQC show a sampling rate of 14MHz and a power dissipation of 150mW with a single power supply of 3.3V for a double poly four metal standard CMOS 0.35 ㎛ n-well technology.
URI
http://dspace.inha.ac.kr/handle/10505/29390
ISSN
0195-623X
Appears in Collections:
College of Engineering(공과대학) > Electrical Engineering (전기공학) > Local Access Journal, Report (전기공학 논문, 보고서)

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Browse